
In some PLL application, sometimes we need to provide lock indication when the PLL is in locked state. The simplest one is binary indication, 0 or 1 to correspond with lock/unlock condition. This condition should be easy to be presented with a LED lamp.
The schematic diagram shows a lock-detection scheme for the CD4046B. The PLL [...]
Read the rest of this article [..]

Autoranging is useful to extend the measurement range of an available ADC (analog-to-digital converter). Autoranging will best implemented for multiplexed input. LTC1257 is appropriate for system autoranging, adjusting an ADC’s full-scale range.
During the conversion process, U2 and U3 receive the full and zero scale codes, respectively, that correspond to a selected multiplexer channel. For example, [...]
Read the rest of this article [..]

Transducers is used in video system to convert optical signal to electrical signal in the acquisition. In the display, transducer is used to convert electrical signal back to light. Transducers often have a transfer function (the ratio of signal in to light out) that is unacceptably nonlinear.
The newer technology of video camera transducers (the improved [...]
Read the rest of this article [..]

A PLL system can be used to implement an FM demodulator. When a PLL is locked on an FM signal, the VCO tracks the instantaneous frequency of that signal. Since the VCO output tracks the FM signal, and the VCO input voltage is proportional to the VCO output frequency, then the VCO input will be [...]
Read the rest of this article [..]

The circuit below is a schematic diagram of a fast pulse detector. At 100 ns or wider pulse width, the detection should be error free. At 60 ns pulse width, the detection error should be under 10%.
This circuit should be used to detect at least 100 ns wide pulse to ensure an error free performance. [...]
Read the rest of this article [..]

A fast peak detector similar but faster than previous peak detector, can be implemented using open loop configuration. Here is the schematic diagram of the circuit:
In this design, D1 is the detector diode and D2 is a level shifting or compensating diode. A load resistor RL is connected to – 5V and an identical bias [...]
Read the rest of this article [..]