
The circuit below is a schematic diagram of a fast pulse detector. At 100 ns or wider pulse width, the detection should be error free. At 60 ns pulse width, the detection error should be under 10%. This circuit should be used to detect at least 100 ns wide pulse to ensure an [...]
Read the rest of this article [..]
PWM can be implemented using FPGA, and this video explains how to implement a PWM counter in FPGA.
Read the rest of this article [..]

Fast peak detector requires special amplifier features. The output stage must have high slew rate to keep up with the intermediate stages of the amplifier. This condition causes either a long overload or DC accuracy errors. The amplifier must deliver large currents into the capacitive load of the detector to maintain a high slew rate [...]
Read the rest of this article [..]

Pulse position modulator can be easily built using 555 IC. Here is the schematic diagram of the circuit: Pulse position modulator modulate the on-period while keeping the fixed off-period. Pulse position modulation might substitute pulse-width modulation in some application. The main difference between pulse position modulation (PPM) and pulse width modulation (PWM) is [...]
Read the rest of this article [..]

Pulse width modulator produce a PWM signal, a pulse with a constant frequency but with the duty cycle vary according to a modulating signal. Here is the schematic diagram of pulse width modulator circuit using 555 IC as the active component: This pulse width modulator circuit need external pulse train input to trigger [...]
Read the rest of this article [..]

A fast peak detector similar but faster than previous peak detector, can be implemented using open loop configuration. Here is the schematic diagram of the circuit: In this design, D1 is the detector diode and D2 is a level shifting or compensating diode. A load resistor RL is connected to – 5V and [...]
Read the rest of this article [..]